


COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	- 20	0			
R _{DS(on)} (Ω)	V _{GS} = - 10 V	1.5			
Q _g (Max.) (nC)	20				
Q _{gs} (nC)	3.3	1			
Q _{gd} (nC)	11	11			
Configuration	Sing	Single			



FEATURES

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- Surface Mount (IRFR9220/SiHFR9220)
- Straight Lead (IRFUFU9220/SiHFU9220)
- · Available in Tape and Reel
- P-Channel
- · Fast Switching
- Lead (Pb)-free Available

DESCRIPTION

Third Power MOSFETs technology is the key to Vishay advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION							
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Load (Ph) from	IRFR9220PbF	IIRFR9220TRLPbFa	IRFR9220TRRPbFa	IRFR9220TRPbFa	IRFU9220PbF		
Lead (Pb)-free	SiHFR9220-E3	SiHFR9220TL-E3a	SiHFR9220TR-E3a	SiHFR9220T-E3a	SiHFU9220-E3		
SnPb	IRFR9220	IRFR9220TRL ^a	IRFR9220TRRa	IRFR9220TRa	IRFU9220		
SIPD	SiHFR9220	SiHFR9220TL ^a	SiHFR9220TR ^a	SiHFR9220Ta	SiHFU9220		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS	T _C = 25 °C, unle	ess otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	- 200	V	
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	V _{GS} at - 10 V	T _C = 25 °C	I _D	- 3.6		
	V _{GS} at - 10 V	Γ _C = 100 °C		- 2.3	Α	
Pulsed Drain Current ^a			I _{DM}	- 14		
Linear Derating Factor				0.33	W/°C	
Linear Derating Factor (PCB Mount) ^e				0.020	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
Single Pulse Avalanche Energy ^b			E _{AS}	310	mJ	
Repetitive Avalanche Currenta			I _{AR}	- 3.6	Α	
Repetitive Avalanche Energy ^a			E _{AR}	4.2	mJ	
Maximum Power Dissipation	T _C = 25	°C	Р	42	W	
Maximum Power Dissipation (PCB Mount)e	T _A = 25	°C	P_{D}	2.5		
Peak Diode Recovery dV/dt ^c			dV/dt	- 5.0	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 :	for 10 s		260 ^d	1	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD} = -50$ V, Starting $T_J = 25$ °C, L = 35 mH, $R_G = 25$ Ω , $I_{AS} = -3.6$ A (see fig. 12). c. $I_{SD} \le -3.9$ A, $dI/dt \le 95$ A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C. d. 1.6 mm from case.

- e. When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRFR9220, IRFU9220, SiHFR9220, SiHFU9220

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	-	110	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	3.0	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS $T_J = 25 ^{\circ}\text{C}$,	unless other	wise noted					
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V_{DS}	V _{GS} = 0 V, I _D = - 250 μA		- 200	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = - 1 mA	-	- 0.22	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	V_{GS} , $I_{D} = -250 \mu A$	- 2.0	-	- 4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zava Cata Valtaga Dvain Cuvvant		V _{DS} =	V _{DS} = - 200 V, V _{GS} = 0 V		-	- 100	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = - 160	V, V _{GS} = 0 V, T _J = 125 °C	-	-	- 500	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D = - 2.2 A ^b	-	-	1.5	Ω
Forward Transconductance	9 _{fs}	V _{DS} = - 50 V, I _D = - 2.2 A		1.1	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V,		-	340	-	
Output Capacitance	C _{oss}		$V_{GS} = 0 V,$ $V_{DS} = -25 V,$		110	-	pF
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	33	-	
Total Gate Charge	Qg			-	-	20	nC
Gate-Source Charge	Q _{gs}	V _{GS} = - 10 V	$I_D = -3.9 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 6 and 13 ^b	-	-	3.3	
Gate-Drain Charge	Q _{gd}	7	see lig. 0 and 13-		-	11	
Turn-On Delay Time	t _{d(on)}			-	8.8	-	
Rise Time	t _r	V_{DD} = - 100 V, I_{D} = - 3.9 A, R_{G} = 18 Ω , R_{D} = 24 Ω , see fig. 10 ^b		-	27	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	7.3	-	
Fall Time	t _f			-	19	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nl l
Internal Source Inductance	L _S			-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 3.6	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 14	
Body Diode Voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = -3.6 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	- 6.3	V
Body Diode Reverse Recovery Time	t _{rr}	$T_{\rm J} = 25~{\rm ^{\circ}C},~I_{\rm F} = -3.9~{\rm A},~{\rm dl/dt} = 100~{\rm A/\mu s^b}$		-	150	300	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.97	2.0	μС
Forward Turn-On Time	t _{on}	Intrinsic tu	on is don	ninated by	y L _S and I	L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





Fig. 1 - Typical Output Characteristics, T_C = 25 °C






Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFR9220, IRFU9220, SiHFR9220, SiHFU9220

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFR9220, IRFU9220, SiHFR9220, SiHFU9220

Vishay Siliconix








Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



• Compliment N-Channel of D.U.T. for driver



V_{GS} = - 5 V for logic level and - 3 V drive devices

Fig. 14 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91283.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com